back to homepage

Tag "xilinx"

At EDSFair, Blue Pearl Demos FPGA Design Tools for RTL Signoff, Presents on Overcoming Timing Challenges 0

YOKOHAMA, JAPAN — (Marketwire) — 10/31/12 –, the provider of EDA software that accelerates RTL signoff for FPGA designsDemonstrations of the of the at and a presentation on Overcoming the Timing Challenges of Advanced FPGA DesignsPresentation
11:00 to 11:45, November 15
EG-1Demonstrations
November 15 and 16
Booth D-45Pacifico
Yokohama, JapanTo schedule an evaluation, meeting or demo, .
For more information, please visit the Blue Pearl .
For more information about EDSFair, please visitFor

Read More

Blue Pearl Demos FPGA Design Tools for RTL Signoff, Improves QoR at ARM TechCon 0

SANTA CLARA, CA — (Marketwire) — 10/29/12 –, the provider of EDA software that accelerates RTL signoff for FPGA designsDemonstrations of the of the atOct. 31-Nov. 1, 2012, stand TT2
Santa Clara Convention Center
Santa Clara, CaliforniaThe works with the Xilinx Vivado Design Suite running on Windows platforms. It includes linting, CDC analysis and automatic SDC generation. Its generated SDCs automate the synthesis and place and route phases of FPGA design implementation, and reduce iterati

Read More

Blue Pearl Joins ARM(R) Connected Community(R) 0

SANTA CLARA, CA — (Marketwire) — 10/24/12 — ARM® TechCon – , the provider of EDA software that accelerates RTL signoff for FPGA designs, today announced it is a new member in the ARM Connected Community, the industry-s largest ecosystem of ARM technology-based products and services. As part of the ARM Connected Community, Blue Pearl gains access to a full range of resources to help it market and deploy its innovative for FPGA design to enable developers to get their ARM Powered® pro

Read More

Blue Pearl Advances FPGA Design Automation, Announces Software Release With Enhanced Path Analysis 0

Demos Set for ARM TechCon, Oct.31-Nov 1, 2012, Santa Clara, California

Read More

REMINDER: At SAME 2012, Blue Pearl Software & ADACSYS Present on Best FPGA Electronic Design Practices and Demonstrate Solutions 0

SOPHIA ANTIPOLIS, FRANCE — (Marketwire) — 10/03/12 –At the Sophia Antipolis MicroElectronics forum ( 2012), , a leading provider of EDA software that accelerates field-programmable gate array (FPGA) implementation, and , a provider of functional verification and test software for accelerated verification of FPGA Intellectual Property (IP) blocks and designs, are presenting a tutorial on Best FPGA Design Practices. During , the companies will be demonstrating solutions at the ADACYS Stand # 20

Read More

At SAME 2012, Blue Pearl Software & ADACSYS Present on Best FPGA Electronic Design Practices and Demonstrate Solutions 0

SOPHIA ANTIPOLIS, FRANCE — (Marketwire) — 10/02/12 –At the Sophia Antipolis MicroElectronics forum ( 2012), , a leading provider of EDA software that accelerates field-programmable gate array (FPGA) implementation, and , a provider of functional verification and test software for accelerated verification of FPGA Intellectual Property (IP) blocks and designs, are presenting a tutorial on Best FPGA Design Practices. During , the companies will be demonstrating solutions at the ADACYS Stand # 20

Read More

At 49th Design Automation Conference, Blue Pearl Showcases Interoperability With Leading FPGA Ecosystem Players, Focuses on Accelerating FPGA Implementation & IP Subsystem Integration 0

SAN FRANCISCO, CA — (Marketwire) — 05/31/12 –At the (DAC), , a leading provider of EDA software that accelerates field-programmable gate array (FPGA) implementation, will showcase its Blue Pearl Software Suite-s interoperability with tools and flows from other leading FPGA ecosystems players — Xilinx Vivado Design Suite and Synopsys Synplify Pro FPGA synthesis software.The provides Register Transfer Level (RTL) analysis and includes linting, clock domain crossing (CDC) and automatic Synops

Read More